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Abstract
This paper presents a set of benchmarks and metrics for performance reporting in
explicit state parallel model checking algorithms. The benchmarks are selected for
controllability, and the metrics are chosen to measure speedup and communication
overhead. The benchmarks and metrics are used to compare two parallel model
checking algorithms: partition and random walk. Implementations of the partition
algorithm using synchronous and asynchronous communication are used. Metrics
are reported for each benchmark and algorithm for up to 128 workstations using
a network of dynamically loaded workstations. Empirical results show that load
balancing becomes an issue for more than 32 workstations in the partition algorithm
and that random walk is a reasonable, low overhead, approach for ﬁnding errors
in large models. The synchronous implementation is consistently faster than the
asynchronous. The benchmarks, metrics and results given here are intended to be
a starting point for a larger discussion of performance reporting in parallel explicit
state model checking.
1 Introduction
The usefulness of explicit state model checking is limited by the capacity of
available computational resources. Parallel explicit state model checking ad-
dresses capacity limitations by aggregating the memory and processing power
of several computational nodes. The ﬁrst parallel explicit state model checking
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algorithm was given by Stern and Dill in [8]. Recently, several other parallel
explicit state model checkers have been successfully implemented [3,5,7]. In
each case, new algorithms use the same basic architecture as the original algo-
rithm: the table of visited states is partitioned and distributed across available
nodes and successors are computed by the node that owns a state.
The primary obstacle to designing and comparing novel parallel or dis-
tributed model checking algorithms is a lack of performance data. Perfor-
mance data from existing algorithms can be used to identify and eliminate
bottlenecks while performance data from a new algorithm can be used to
more precisely demonstrate improvement.
In the longer term, a standardized set of benchmarks and metrics may
yield performance data that can be used to compare the relative strengths
of diﬀerent algorithms and implementations. Correlating the relative merits
of the various extant approaches, however, is diﬃcult due to the diversity of
benchmarks and metrics used in various publications. Each paper describing
each algorithm presents results for a diﬀerent model checking problem, and
often reports a unique set of metrics, aside from speedup. Although some
approaches provide a parameterized equation to predict performance, there is
often not enough empirical results to give conﬁdence in the predictor. The
lack of consensus in benchmark characterization and reporting obscures the
merits of new approaches to parallel model checking.
We do not intend for this paper to solve the problem of standardizing
benchmarks and metrics for parallel model checking algorithms. Instead, we
intend to bring attention to the issue and open a dialog on a suﬃcient and com-
plete set of benchmarks and metrics for parallel model checking algorithms.
In addition to giving a preliminary set of benchmarks and metrics, we use
the benchmarks and metrics to analyze the performance of two parallel model
checking algorithms. We give results for the original partitioned hashtable
algorithm due to Stern and Dill [8] and parallel random walk. We give results
for two implementations of the partition algorithm: one using synchronous
communication and the other asynchronous.
The random state generation starts at an initial state and randomly chooses
either to visit a successor from the enabled transitions or to backtrack to a
previous state in the current path. Random walk was used as a baseline
comparison. Uncoordinated, parallel random walks are perhaps the simplest
way to ﬁnd errors and prove correctness. Non-trivial parallel model checking
algorithms, such as the partitioning algorithm , should show measurable im-
provements over parallel random walks. As will be seen in the results that
follow, random walk is at least competitive and perhaps superior to other
explicit model checking algorithms when searching for errors in large mod-
els. The partition algorithm with synchronous communication consistently
outperformed the partition algorithm with asynchronous communication.
Results are given on a network of workstations (NOWs) consisting of up to
128 dynamically loaded processors. The analysis revealed that load balancing
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can be a problem for the partition algorithm on more than 32 nodes and that
random walk can be a reasonable strategy for ﬁnding errors.
The next section surveys the benchmarks and metrics reported in various
parallel explicit state model checking publications. Section 3 gives four models
for use as benchmarks. Section 4 proposes a set of metrics for reporting
parallel model checking results. Section 5 describes the two algorithms which
we analyze using the proposed metrics and benchmarks. Section 6 contains
experimental results and includes an analysis of the signiﬁcant issues raised
by the results. Section 7 gives our conclusions about the proposed metrics and
benchmarks and points out inadequacies that should be addressed in future
work.
2 Survey of Published Benchmarks and Metrics
A survey of the literature shows no intersection in benchmark models used to
describe parallel model checking algorithms and little overlap in measures used
to describe benchmark problems. In one case, a set of error-free benchmarks
consisting of Lamport’s bakery algorithm, the leader selection algorithm from
the SPIN distribution, and the dining philosophers problem was considered in
[7]. In another paper, an alternating bit protocol and simple elevator model
with errors and sizes ranging from 20 to 218k states are reported in [3]. Several
error-free protocol problems are benchmarked in [5] and in [8]. ranging from
40k to 20M states. Stern and Dill do include the bytes per state and the
diameter of the reachable state space in their protocols in [8].
There is some consensus in the metrics reported among published results,
but results are uniformly limited to a relatively small number of nodes. Aver-
age running time and average peak memory usage over the number of partic-
ipating processors is consistently reported in most publications. However, it
is not clear if the running time is real time or CPU time. Not all publications
report a speedup metric, and the algorithm used as a basis for the speedup
is not clear from those that do publish speedup. Some publications report
visited states and transitions to characterize algorithm behavior. [7,3]. Of
particular interest, however, is the number of nodes considered. Experiments
on NOWs do not exceed 32 participating nodes.
3 Models
There are no obvious well deﬁned criteria for selecting models for benchmark-
ing model checking algorithms, so we suggest several models and explain our
selection process. Our models and criteria open a dialog to begin building a
set of generally accepted publicly available models for reporting and relative
comparison. The suggested models are neither complete nor suﬃcient and
the selection criteria cannot be directly mapped to real designs. This type of
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critical analysis still remains to be completed. 6
A necessary component in the selection criteria is that the models exist
in as many input formats as possible and generate nearly identical state and
transition counts in a variety of tools. This criteria helps give a reference
point for as large an audience as possible. The three benchmarks proposed
in this work are written for either Murϕ or SPIN, since these tools are a
starting point for much research in parallel model checking algorithms (except
the work in real time parallel model checking in UPPAAL [5], but we do not
consider timed benchmarks in this paper). As new input languages emerge, it
will be important to migrate benchmark models to those new languages.
Another important component in the selection criteria is the ability to
control the model characteristics. The jordan and ss7-E models in our bench-
mark set are included because the size and shape of their state space, as well
as the location and frequency of their errors, are controlled by relatively few
parameters. Although the jordan and ss7-E models do not reﬂect any real
physical system or protocol, the model parameters can be manipulated to
resemble characteristics observed in real systems Both models consist of an
array of counters that are incremented, decremented, or reset according to
a few simple rules. Table 1 gives parameterized equations that describe the
model characteristics. The variable init is a value between 0 and 256 used to
initialize all of the counters in the array. The variable H is the size of the array
(e.g., the number of counters in the model). The size of the reachable state
space, bytes per state, diameter, and number of error states can be completely
controlled with these 2 parameters.
The ﬁnal characteristic equation relates to the shortest path to error (SP
to Error) in the reachable state space and requires additional parameters to
be computed. In the jordan model, target is the error state and unique is the
length of the sequence of unique transitions to the error. The enabled variable
describes the state in which the unique transitions begin.
The third model in the benchmark set is atomix and is included for its
irregular state structure. Atomix is a single-player game where the goal is
to form a speciﬁed molecule from atoms that are randomly distributed in a
grid. The simulation picks an atom and a direction (up, down, left or right)
and moves the atom in the chosen direction until it hits either an obstacle or
another atom and then repeats the move process until it creates the speciﬁed
molecule—the error state. The characteristics of the reachable state space are
aﬀected by the size of the grid, as well as the number of obstacles inserted into
the grid—adding obstacles reduces the size of the state space. The diﬃculty
of locating the error is aﬀected by the complexity of the speciﬁed molecule.
There are never more atoms in the grid than are necessary to construct the
molecule. The error can be strategically placed to expose various properties
of the model checking algorithm.
6 All of the models used in the paper are be available at vv.cs.byu.edu
4
Jones et al.
jordan sparse-shallow
Property Equation Equation
Reachable States (init + 1)H (init + 1)H
Bytes per State H H
Diameter init ∗H init ∗H
Error States (init + 1)(H−1) + init 1
SP to Error min((init − target + unique), init ∗H − desired ∗H
(init ∗H−
enabling ∗ (H − 1)− init))
Table 1
Characteristic equations for the jordan and sparse-shallow models, parameterized
by the variable H.
Each of the above models can be slightly modiﬁed to obtain a model which
contains an error state. This supports experiments on algorithms designed to
perform exhaustive coverage and algorithms designed to ﬁnd errors. If a model
contains an error, we append an -E to the end of the model name.
4 Metrics
Algorithm performance can be characterized with basic metrics showing real
time, speedup, CPU time, peak memory usage, and communication overhead.
This section discusses the metrics being proposed and their applicability.
Time is reported in terms of real time and CPU time to better characterize
algorithm behavior in the dynamically loaded NOW environment. Real time
is the actual time it takes for the algorithm to complete the model checking
problem. This can be understood as the time measured on a clock on the wall
from when the problem begins to when the solution is complete. CPU time is
the sum of the time spent in state generation and the time spent on commu-
nication; the time measurements include both user and system time allocated
to the CPU for each process. Real time is not equal to CPU time due to dy-
namic loading in the NOW architecture or multiprocessor environments where
threads run concurrently. Although it is interesting to consider the CPU time
separately in state generation and communication to facilitate optimization
eﬀorts, we aggregate the two times together and move communication impact
into a diﬀerent metric.
Barr gives a basis for reporting performance on parallel and distributed al-
gorithms in [4] and shows speedup to be a key metric for performance analysis.
Under these guidelines, Table 2 is a summary of our reporting statistics. The
metric real(p) is the mean amount of real time required to solve a problem
using p dynamically loaded workstations over n runs. real(p) is either the time
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to completely enumerate the reachable state space or reach an occurrence of
an error in the problem. S (p) is the classical deﬁnition of speedup relative to
the fastest known serial algorithm running on a dynamically loaded worksta-
tion in the NOW architecture [4]. The fastest serial code for model checking is
not well deﬁned. As such, it is tempting to revert to a relative speedup given
by:
RS(p) =
Time to solve with parallel code on a single processor
Time to solve with parallel code on p processors
There is danger in relative speedup, however, because it is a self comparison;
thus, we propose the computation of S (p) relative to either sequential SPIN or
Murϕ –whichever is faster. Although real(p) and S (p) give a good indication
of performance, the do not fully describe algorithm behavior.
An algorithm and its implementation can be more eﬀectively described by
a brief summary of CPU time, memory behavior, and communication proﬁles.
The CPU (p) and MEM (p) metrics in Table 2 return the mean amount of
CPU time and peak memory used by workstation p in the NOW architecture
to solve a model checking problem. Although the individual statistics are
interesting, they are not easily reported; thus, we use the summary statistics of
the minimum, maximum, and aggregate metrics instead. This brief summary
give insight without overwhelming the reader with data.
The COM (p) statistic describes the message passing behavior of the al-
gorithm to show a more complete picture of communication. Speciﬁcally,
C = COM (p) is a p × p matrix where each entry Cij is the mean number of
states sent from workstation i to workstation j in solving the model checking
problem. Although this matrix can be reported in raw form, it can also be
visualized as a surface or a stacked bar chart.
The proposed metrics are designed for describing the behavior of explicit
state enumeration model checkers on a cluster of workstations. Diﬀerent sets
of metrics would be needed for symbolic model checkers or any model checker
on a distributed shared memory architecture. While metrics for these settings
are of interest, they are beyond the scope of this paper.
5 Algorithms
The following sections give a high level description of the behavior and imple-
mentation of each algorithm.
5.1 Random Walk
The parallel random walk consists of each node randomly generating states
in isolation. Each random walk process stores the path to the current active
state. The random state generation starts at an initial state and randomly
chooses either to visit a successor from the enabled transitions or to backtrack
to a previous state in the current path. It is possible that the successor is a
6
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Metric Deﬁnition
real(p) mean real time to complete using p processors
S (p) fastest serial code on workstation
real(p)
CPU (p) mean CPU time for processor p
CPU min(p) mini∈p(CPU (i))
CPU max(p) maxi∈p(CPU (i))
CPU agg(p)
∑
i∈p(CPU (i))
MEM (p) mean peak memory usage for processor p
MEM min(p) mini∈p(MEM (i))
MEM max(p) maxi∈p(MEM (i))
MEM agg(p)
∑
i∈p(MEM (i))
COM (p) p x p communication matrix
Table 2
A table describing proposed metrics for standardized reporting.
previously visited state. The probability of backtracking is a function of the
current walk depth. As the depth increases, the probability of backtracking
increases. The maximum probability of backtracking, the depth at which the
probability reaches half of maximum and the rate of increase can be set by
the user.
Parallel random walk requires communication only to initiate and ter-
minate the search. The search is initiated by a request from a controlling
process. Upon receiving a initiation request, a participating node begins gen-
erating random walks until either ﬁnding and error or receiving a termination
request. When a node ﬁnds an error, that node sends the path to the error
to the controlling node. The controlling node can be conﬁgured to stop on
the ﬁrst error or stop on a user request. In either case, the controlling node
terminates the search by sending a termination request to every participating
node.
5.2 Partitioned Hash Table
The partitioned hash table (PHT) algorithm is a reimplementation of the al-
gorithm presented by Stern in [8], only it uses MPI instead of sockets. A node
waits for incoming states on the network and inserts them into the wait and
passed queues if they are new states. The node removes states from the wait
queue, generates all successor states, and then sends them to owning nodes
according to a global hash function. PHT buﬀers states in packets being sent
7
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Table 3
Standardized performance report for the atomix model.
2 4 8 16 32 64 96 128
real(n)
PHTA 25:40 20:42 15:09 9:27 7:32 6:35 5:19 3:59
PHTS 32:28 17:31 18:26 2:51 3:36 2:46 2:15 3:31
RW* 39:42:17 19:51:08 9:55:34 4:57:47 2:28:54 1:14:27 49:37 37:13
CPU min(n)
PHTA 21:08 9:32 5:41 2:48 2:40 50 25 23
PHTS 31:40 16:49 7:16 2:30 1:31 1:47 26 12
CPU max(n)
PHTA 21:23 16:17 11:47 7:23 5:36 4:51 3:50 1:40
PHTS 32:04 17:20 15:34 2:34 3:13 1:04 52 1:51
CPU agg(n)
PHTA 42:31 53:56 1:14:39 1:32:49 2:09:07 3:18:51 3:32:24 2:01:53
PHTS 1:08:04 1:08:35 1:15:48 41:06 1:07:22 7:38:06 1:01:53 3:20:24
across the network to improve communication performance. Termination is
handled with Dijkstra’s token termination algorithm [6].
The PHT algorithm is implemented using an asynchronous (PHTA) and
synchronous (PHTS) state passing communication architecture in MPICH
1.2.5. MPICH 1.2.5 is an open source implementation of the Message Passing
Interface (MPI) standard that provides portability between various computer
architectures and communication fabrics [2,1]. The asynchronous communi-
cation architecture has 2 threads that communicate through shared memory,
to separately handle the communication and state generation parts of the
PHT algorithm. The synchronous architecture is not multithreaded and in-
terleaves communication with state generation using non-blocking send and
receive calls. The purpose of the asynchronous and synchronous architectures
is comparison to see which scheme gives better performance.
6 Results
Tables 3 through 7 contain the results of running the algorithms in Section 5 on
the problems described in Section 3 using the applicable metrics of Section 4.
For all testing purposes the following machine conﬁgurations and hardware
was used:
• 40 Single Processor Pentium 3 1 GHz with 380 MB RAM
• 100 Single Processor Pentium 4 2.5 GHz with 750 MB RAM
8
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Table 4
Standardized performance report for the jordan model.
2 4 8 16 32 64 96 128
real(n)
PHTA 25:44 23:39 11:36 9:03 3:53 4:08 4:26 3:47
PHTS 25:27 22:06 7:13 3:19 2:23 1:34 1:25 1:50
CPU min(n)
PHTA 14:26 8:42 4:19 3:29 1:18 57 15 24
PHTS 22:56 15:37 4:41 2:11 1:27 24 31 23
CPU max(n)
PHTA 17:32 10:48 5:34 4:32 1:51 1:44 2:31 1:31
PHTS 23:14 19:37 6:43 3:07 2:01 41 40 42
CPU agg(n)
PHTA 31:59 39:01 39:38 1:04:45 51:06 1:23:06 2:07:57 1:56:19
PHTS 46:10 1:08:13 46:18 39:50 1:03:12 23:24 37:46 48:01
Table 5
Standardized performance report for the Atomix-E model.
2 4 8 16 32 64 96 128
real(n)
PHTA 20:33 12:31 6:55 3:00 2:13 1:14 2:33 1:53
PHTS 24:43 6:06 1:29 51 45 1:01 1:56 2:22
RW dnf dnf dnf 7:06 8:40 3:54 6:57 2:59
CPU min(n)
PHTA 8:06 2:18 2:15 10 13 0 1 0
PHTS 5:13 3:01 30 37 17 3 4 3
RW 0 5:41 2:29 3:25 36
CPU max(n)
PHTA 8:19 3:09 3:11 1:03 27 18 23 11
PHTS 6:52 5:48 55 38 23 11 19 22
RW 15:18 16:48 5:50 29:01 6:37
CPU agg(n)
PHTA 7:20 15:32 21:36 10:53 10:39 6:35 12:19 10:21
PHTS 12:06 18:17 12:51 10:09 11:49 8:10 12:59 19:04
RW 27:57 56:06 1:57:01 2:40:47 4:35:11 5:27:18 10:06:07 6:10:32
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Table 6
Standardized performance report for the ss7-E model.
2 4 8 16 32 64 96 128
real(n)
PHTA dnf dnf dnf dnf dnf dnf dnf dnf
PHTS dnf dnf dnf dnf dnf dnf dnf dnf
RW dnf 8:09 3:32 1:27 2:52 32 30 44
CPU min(n)
RW 9:13 5:03 2:39 57 1:23 9 2 9
CPU max(n)
RW 14:47 8:05 5:27 1:29 3:46 40 29:01 29:13
CPU agg(n)
RW 24.15 23:20 31:18 20:06 1:12:42 32:11 43:31 1:51:38
Table 7
Memory allocated for all models, measured in megabytes.
2 4 8 16 32 64 96 128
MEM min(n)
PHTA 200 100 50 25 25 20 15 15
PHTS 200 100 50 25 25 20 15 15
RW 1 1 1 1 1 1 1 1
MEM max(n)
PHTA 200 100 50 25 25 20 15 15
PHTS 200 100 50 25 25 20 15 15
RW 1 1 1 1 1 1 1 1
MEM agg(n)
PHTA 400 400 400 400 800 1280 1440 1920
PHTS 400 400 400 400 800 1280 1440 1920
RW 2 4 8 16 32 64 96 128
• Every workstation is connected to a 100 Mbits/second Ethernet connection
Tables 3 through 5 report real and CPU time use. The times for random
walk (RW) are extrapolated from a polynomial approximation of the cover
times for a subset of each model. Table 7 gives aggregate and individual node
memory use. In each table, times are given in the form hours:minutes:seconds
and memory is reported in Megabytes.
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In the tables, “dnf” means the algorithm did not ﬁnish on the given model.
For the partition algorithm, this means the states to be stored exceeded the
available memory on at least one node. For the random walk algorithm, this
means no node found the error after 15 minutes of search time.
The diﬀerence between CPU min(p) and CPU max(p) for p = 64 in Ta-
ble 3 would seem to indicate load balancing problems for the partition algo-
rithm on the atomix model. Consider, however, the corresponding numbers
for the random walk algorithm in Table 5 and Table 6. It appears that both
approaches report the same variation in minimum and maximum CPU time.
Associating the variance with load balancing in the algorithm is inconsistent
since each node in the random walk has an equal load. The variance in the
random walk may be a measure of the dynamic load on the individual work-
stations; thus, the CPU min(p) and CPU max(p) should be considered in
that light in conjunction with the results from COM (p).
The expected cover time for random walk grows exponentially in the num-
ber of reachable states. The expected cover time for the atomix model, with
2.97 M states, is 37:13 on 128 nodes while the expected cover time on the
jordan model, with 7.53 M states, is 11,638 hours. The cover time grows
quickly because the number of new unique states generated is logarithmic in
the number of states visited by a random walk. In other words, exponentially
more states must be generated to ﬁnd each new unvisited state.
As can be noticed from Tables 3 and 4 the speedup when using a syn-
chronous model of communication (PHTS) is greater than the speedup achieved
when using an asynchronous model of communication (PHTA). In general the
real time taken by PHTS is less than the time taken by PHTA even though the
cumulative time can be greater. This observation would suggest that PHTA
actually spends more time waiting for communication to complete completely
rather than performing the operation of veriﬁcation and PHTS spends less
time waiting for communication and more time on veriﬁcation.
Generalizing real(p) for locating invariant violations is diﬃcult because
real(p) depends entirely on the search order and error location. However,
claims can be made for individual problems and algorithms. For the atomix-E
problem, the partition algorithm ﬁnds errors 2-3 times faster than random
walk on the same number of nodes. But for the ss7-E problem, random walk
ﬁnds an invariant violation rather quickly while partition never ﬁnds an in-
variant violation before exhausting the memory available on at least one of
the nodes.
Aggregate memory use in Table 7 varies only with p due to the static
allocation of hashtables in the Murϕ implementation. This means each node’s
hashtable must be large enough to contain the maximum number of states
that must be stored by any single node participating in the search. This
problem is exacerbated when the states are not evenly distributed between
the participating nodes.
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Figures 1(a), 1(b), and 2(a) show the speedup obtained by each algorithm
for the atomix, atomix-E and jordan models. Speedups are relative to se-
quential Murϕ running times. No speedup results are given for ss7-E because
ss7-E is not tractable for sequential Murϕ. No algorithm achieved linear, or
near-linear speedup, on any problem. The partition algorithm achieved good
speedup for less than 32 processors on exhaustive analysis of the jordan and
atomix models. While the speedup curve climbs between p = 64 and p = 128
for the atomix problem, we note that partition on 128 processors achieved a
speedup of 12.1. We do not expect the curve to continue at the same slope
for p > 128. The lack of speedup for more than 32 processors could be due
to either the small problem size or the poor load balancing indicated by the
CPU time metrics for p > 32 in Tables 3 and 4.
Figure 2(b) shows the number of states sent between each pair of diﬀerent
nodes in a 32-node exhaustive search of the jordan model. The height of each
bar indicates the number of states sent. Such a graph for random walk would
simply include a ﬁeld of zero-height bars since random walk requires no inter-
node communication. An ideal graph would include a ﬁeld of equal height
bars in the remainder of the graph.
Figure 3(a) and (b) give two ways of visualizing the COM (p) matrix for
p = 64 using the PHTA algorithm on the atomix model. Figure 3(a) is
similar to Figure 2(b) in which the height of each bar represents the number of
messages sent between each pair of diﬀerent nodes. In Figure 3(b), the height
of each bar is the total number of messages sent from each node. The colored
bands within each bar depict the number of messages sent to a given node.
Essentially, Figure 3(b) is created by stacking the bars in Figure 3(a) against
the back right wall of Figure 3(a). Figure 3(b) gives an eﬀective summary of
the data in Figure 3(a) and more clearly shows the number of messages sent
from each node. As can be seen in the ﬁgure, outgoing communication traﬃc
was not well-distributed for atomix on 64 nodes using this partition function.
However, the same ﬁgure for the same partition function on atomix, but with
128 nodes, shows a more uniform distribution of outgoing communication
traﬃc.
7 Conclusions and Future Work
The benchmark models and metrics improved our understanding of the par-
titioned and random walk model checking algorithms and are key to their
characterization. Section 6 not only draws out unique diﬀerences between the
two approaches, but presents data in a way that elucidates algorithm behavior.
To our knowledge, these are the ﬁrst published results on over 60 nodes.
Although the benchmark models are not a comprehensive set, they ade-
quately demonstrated diﬀerences between the partitioned and random walk
algorithms. The memory metrics are less interesting in these 2 algorithms due
to static memory allocation, but may be of more interest to other models. The
12
Jones et al.
0 20 40 60 80 100 120 140
0
2
4
6
8
10
12
14
16
18
20
Number of processors (p)
Sp
ee
du
p
PHT sync
PHT async
RW
0 20 40 60 80 100 120 140
0
2
4
6
8
10
12
14
Number of processors (p)
Sp
ee
du
p
PHT sync
PHT async
RW
(a) (b)
Fig. 1. Speedup plot for the partitioned and random walk algorithms on the atomix
model with and without a seeded error. RW times for correctness proof are extrap-
olated. (a) Speedup plot for correctness proof. (b) Speedup plot for error discovery.
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Fig. 2. Two plots that show speedup and communication overhead in the jor-
dan model. (a) Speedup in the partitioned algorithm. (b) The number of states
sent between each pair of nodes in a 32 node search using the partition algorithm
(COM (p)).
CPU time metrics are key to identifying load balancing issue and when coupled
with the communication matrix can quickly identify load balancing problems
and show direction for further performance improvement. The benchmark
and metric set are suﬃciently large to give conﬁdence in the analysis without
being burdensome. We suspect that the models and metrics will be equally
eﬀective in analysis of other explicit enumeration parallel model checking al-
gorithms. Making the benchmarks available to the general public will beneﬁt
the community in general through better comparison on standardized metrics.
There is a signiﬁcant amount of work that still needs to be done in bench-
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Fig. 3. Two visualizations of the total messages sent between each pair of nodes
(COM (p)) for the PHTS algorithm on 64 nodes using the atomix model. (a) The
height of each bar represents the number of messages sent from one node to another.
(b) The height of each bar represents the total number of messages sent from a node,
the bands in each bar represent the number of messages sent to each node.
marking and reporting. It is clear that we need to use better statistics in
not only selecting benchmark models, but in choosing and analyzing report-
ing metrics. Research focused on developing accepted practice in analysis and
reporting needs to be deﬁned. There needs to be separate benchmark models
for correctness proofs and error discovery since error discovery completes too
quickly on most benchmarks that are tractable in correctness proofs.
The classical deﬁnition of speedup (S (p)) is unsuitable for large p be-
cause it will not be possible to ﬁnd a model large enough to yield signiﬁcant
real time on the parallel architecture and still complete on the single node;
work needs to be done in scaled speedup where the size of the model checking
problem scales with each p. Finally, measuring communication and state gen-
eration separately is not easily accomplished, but doing it can provide unique
insight to where time is being spent within the parallel veriﬁcation process.
Synchronous versus Asynchronous veriﬁcation has been explored in this pa-
per but only on the surface. Better statistic gathering tools are needed for
measuring communication overhead.
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